How about disabling the PLL when the phase is modulated?

Hi,

I thought a little more about your project. As I understand it, the main difficulty is to get rid of the phase modulation.

But if I understand it correctly, the signal is phase-modulated during 0.1s or 0.2s every second. It means the phase of the input signal is supposed to be stable most of the time.

read more