Is the schema incorrect about clock and data of the U4a flip-flop ?

It seems to me that the wiring on U4a's inputs is not correct.

It should be that the U4a clock input is driven by the monostable output (inverted) and the data input is driven by the RC input.

As drawn the U4a output (Q at pin 1) is always high.